



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/665,120	09/22/2003	Takashi Miyazawa	117244	5416
25944 7590 09/19/2007 OLIFF & BERRIDGE, PLC P.O. BOX 19928			EXAMINER	
			SHERMAN, STEPHEN G	
ALEXANDRIA	A, VA 22320		ART UNIT	PAPER NUMBER
			2629	
			MAIL DATE	DELIVERY MODE
			09/19/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/665,120	MIYAZAWA, TAKASHI				
Office Action Summary	Examiner	Art Unit				
	Stephen G. Sherman	2629				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status Status						
1) Responsive to communication(s) filed on <u>07</u>	<u>September 2007</u> .					
2a) This action is FINAL . 2b) ⊠ Thi	is action is non-final.	÷				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-8,13,14 and 20-33</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-8,13,14 and 20-33</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/	or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>27 April 2004</u> is/are: a)⊠ accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
	•					
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summan Paper No(s)/Mail D					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of Informal					
Paper No(s)/Mail Date	6)	•				

Art Unit: 2629

DETAILED ACTION

1. This office action is in response to the amendment filed the 7 September 2007. Claims 1-8, 13-14 and 20-33 are pending.

Response to Arguments

2. Applicant's arguments with respect to claims 1-8, 13-14 and 20-33 have been considered but are moot in view of the new ground(s) of rejection.

Response to Amendment

3. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2629

5. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 6. Claims 1-4, 6-8, 13-14, 20, 22-24 and 28-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Howard (US 2003/0052614) in view of Sempel et al. (US 2002/0027422).

Regarding claim 1, Howard discloses an electronic circuit (Figure 3), comprising:

a capacitor stores a current signal supplied to the capacitor during a first period and a voltage signal supplied to the capacitor (Figure 3A capacitor C1, where paragraph [0028] explains that the capacitor is charged using the input data current level and paragraph [0029] explains that the capacitor is charged to a level corresponding of the reverse bias, i.e. voltage level shown in Figure 3A.); and

a first transistor that includes a first gate, a first drain and a first source (Figure 3A shows transistor Q1 which has a gate 321, a source 323 and a drain 325.),

a conduction state of the first transistor being set in accordance with a charge stored by the capacitor (Paragraphs [0028]-[0029] explain the state of the capacitor C1 determined whether Q1 is on or off.), and

Art Unit: 2629

a first current as the current signal flowing through the first transistor when the capacitor stores the current signal (Paragraph [0028] explains that current level according to the input data current level flows through the transistor during a first period.).

Howard fails to teach no current flowing through the first transistor during a second period when the capacitor stores a voltage signal.

Sempel et al. disclose an electronic circuit (Figure 5) where a capacitor stores a current signal and where current flow through a first transistor, whose conduction state is controlled by a capacitor, is controlled by a switch (Figure 5 shows a transistor 21 whose gate is connected to capacitor 24. Figure 4 and paragraph [0021] explain that switch 11 controls whether transistor 21 allows current to flow or not.).

Thus, integrating the switch 11 taught by Sempel et al. into the circuit taught by Hunter et al. will create a circuit which can supply a voltage or a current signal, and where the current flowing through a first transistor can be controlled. Thus, the capacitor will store a current signal during a period when the current is to be supplied and the capacitor will store voltage when a voltage signal is supplied. The claim requires that the capacitor stores a current signal during a first period. The examiner understands that when the device is in current mode, the writing will be done as in Figure 4 of Sempel et al. The examiner then understands that the capacitor stores charge from a current signal during time t_F , which the examiner considers the first period. Thus when switch 11 is turned on at the end of the period as explained in paragraph [0037] of Sempel et al., current will flow through the transistor as required by

Art Unit: 2629

the claim, i.e. current will flow during at least part of the first period. The examiner also understands that when the device is then switched into voltage mode, the writing will also be done as in Figure 4 of Sempel et al. The examiner then understands that the capacitor stores charge from a current signal during time t_{charge} , which the examiner considers the second period. Thus since switch 11 is turned off the entire period as explained in paragraph [0037] of Sempel et al., current will not flow through the transistor as required by the claim, i.e. no current will flow during the second period.

Therefore, it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to integrate switch 11 of Sempel et al. in the circuit taught by Howard in order to provide a more efficient lighting period.

Regarding claim 2, Howard and Sempel et al. disclose the electronic circuit according to Claim 1.

Howard also discloses the circuit further comprising:

a second transistor (Figure 3A, Q3),

the current signal and the voltage signal being supplied to the capacitor through the second transistor (I_{data} and V_{rev} must be supplied to the capacitor C1 through Q3.).

Regarding claim 3, Howard and Sempel et al. disclose the electronic circuit according to Claim 1.

Howard also discloses the circuit further comprising:

Art Unit: 2629

a third transistor (Figure 3A, Q4) that controls an electronic connection between the first gate and the first drain (As shown in Figure 3A the transistor Q4 has its drain connected to the gate of Q1 meaning that Q4 will control Q1's electrical connection.).

Regarding claim 4, Howard and Sempel et al. disclose the electronic circuit according to Claim 1.

Sempel et al. also disclose a fourth transistor that controls a timing to start or stop supply of the current to the electronic element after the conduction state of the first transistor is set according to at least one of the current signal and the voltage signal (Figure 5, switch 11, where it is well known to make a switch a transistor.).

Regarding claim 6, please refer to the rejection of claim 1, and furthermore Howard also discloses of a plurality of scanning lines (Figure 1, Row Select line 106), a plurality of data lines (Figure 1, Column Select (Data) item 104), a first circuit for outputting a current signal (Figure 3A shows current signal I_{data}, which would come from a first circuit for input to the data line so as to charge the capacitor as stated in paragraph [0028].), a second circuit for outputting a voltage signal (Figure 3A shows voltage signal V_{rev}, which would come from a second circuit for input to the data line so as to charge the capacitor as stated in paragraph [0029].), and a first electrode opposite a plurality of second electrodes, each included in one electro-optical elements (As shown in Figure 1, each electro-optical element 110 has a second electrode connected

Art Unit: 2629

to each respective transistor 108, while the other electrode of all of them is commonly connected to ground.).

Regarding claim 7, Howard and Sempel et al. disclose the electro-optical device according to Claim 6.

Howard also discloses the current signal and voltage signal being supplied to each of the plurality of unit circuits through one data line of the plurality of data lines (Figure 3A shows line 308.).

Regarding claim 8, Howard and Sempel et al. disclose the electro-optical device according to Claim 6.

Howard also discloses the plurality of data lines including a plurality of first data lines and a plurality of second data lines (Figure 3A shows 339 and 337),

the current signal being supplied to each of the plurality of unit circuits through one first data line of the plurality of first data lines (Figure 3A shows the current signal being supplied through 339.); and

the voltage signal being supplied to each of the plurality of unit circuits through one second data line of the plurality of second data lines (Figure 3A shows the voltage signal being supplied through 337.).

Regarding claim 13, Howard and Sempel et al. disclose the electro-optical device according to Claim 22.

Art Unit: 2629

Howard also discloses the electro-optical element being an EL element (Figure 3A, OLED 306).

Regarding claim 14, Howard and Sempel et al. disclose the electro-optical device according to Claim 13.

Howard also discloses the EL element including a light-emitting layer that is composed of an organic material (Figure 3A, the O in OLED stands for organic.).

Regarding claim 20, Howard and Sempel et al. disclose an electronic apparatus, comprising: the electro-optical device according to Claim 6 (Figure 1 and paragraph [0001]) of Howard.).

Regarding claim 22, Howard and Sempel et al. disclose the electro-optical device according to Claim 6, each of the plurality of unit circuits including an electro-optical element (Figure 1 of Howard shows that each unit circuit has an OLED.).

Regarding claim 23, please refer to the rejection of claim 1, and furthermore Howard also discloses the first transistor supplying a current whose amount is determined in accordance with the conduction state to an electronic element (Paragraphs [0028]-[0029] explain that the transistor is on or off dependent on the charge stored in capacitor C1.).

Art Unit: 2629

Regarding claim 24, please refer to the rejection of claim 23, where the first mode is a current mode corresponding to the first period, and the second mode is a voltage mode that corresponds to the second period.

Regarding claim 28, this claim is rejected under the same rationale as claim 2.

Regarding claim 29, this claim is rejected under the same rationale as claim 3.

Regarding claim 30, Howard and Sempel et al. disclose the electronic circuit according to claim 1.

Howard also disclose the electronic circuit further comprising:

an electronic element (Figure 3A, OLED),

a second current whose current level corresponds to the conduction state of the first transistor being supplied to the electronic element (Paragraph [0028], last sentence).

Regarding claim 31, Howard and Sempel et al. disclose the electronic circuit according to claim 6.

Howard also discloses a potential of the first electrode being set at a constant during at least a part of a first period in which the current signal is supplied to the capacitor (Figure 3A shows that the first electrode is always connected to ground, which is a constant.), and

Art Unit: 2629

the potential of the first electrode being set at the constant during at least a part of a second period in which the voltage signal is supplied to the capacitor (Figure 3A shows that the first electrode is always connected to ground, which is a constant.).

7. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Howard (US 2003/0052614) in view of Sempel et al. (US 2002/0027422) and further in view of Dawson (US 6,229,506).

Regarding claim 5, Howard and Sempel et al. the electronic circuit according to Claim 1.

Howard and Sempel et al. fail to teach a fifth transistor, the amount of charge held in the capacitor being reset to a predetermined state when the fifth transistor is turned on.

Dawson discloses a transistor, the amount of charge held in a capacitor being reset to a predetermined state when the transistor is turned on (Figure 2, item 270; column 3, lines 20-22 and lines 44-52).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to include a reset transistor as taught by Dawson into the pixel circuit taught by the combination of Howard and Sempel et al. in order to reduce current nonuniformities and threshold voltage variations in a drive transistor.

Art Unit: 2629

8. Claims 21, 25-26 and 32-33 rejected under 35 U.S.C. 103(a) as being unpatentable over Howard (US 2003/0052614) in view of Sempel et al. (US 2002/0027422) and further in view of Adachi et al. (US 2003/0058195).

Regarding claim 21, Howard and Sempel et al. disclose the electronic circuit according to Claim 1.

Howard also discloses of the voltage signal being a binary data voltage (Figure 3A and paragraphs [0028]-[0029] explain that the voltage is either supplied, i.e. zero voltage or is V_{rev} which is a certain voltage, meaning that the voltage signal is a binary data voltage since it only goes between zero and a value.).

Howard and Sempel et al. fail to teach the current signal being a multi-valued data current.

Adachi teaches a data current being a multi-value data current (Paragraph [0033], lines 2-8; and paragraph [0097]).

Therefore, it would have been obvious for a person of ordinary skill in the art at the time the invention was made to use data current being a multi-value data current, as taught by Adachi, to the electronic circuit taught by the combination of Howard and Sempel et al., so as to be able to increase the number of display gray scale without increasing the number of subframes (Paragraph [0033], lines 6-8) and to prevent image quality degradation such as dynamic contouring without increasing power (Paragraph [0104]).

Art Unit: 2629

Regarding claim 25, this claim is rejected under the same rationale as claim 21.

Regarding claim 26, this claim is rejected under the same rationale as claim 21.

Regarding claim 32, this claim is rejected under the same rationale as claim 21.

Regarding claim 33, this claim is rejected under the same rationale as claim 21.

9. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Howard (US 2003/0052614) in view of Sempel et al. (US 2002/0027422) and further in view of Senda et al. (US 2002/0171607).

Regarding claim 27, Howard and Sempel et al. disclose the electronic circuit according to Claim 24.

Howard and Sempel et al. fail to teach of power consumption in the second mode being lower than a power consumption in the first mode.

Senda teaches switching between an analog image signal display, which is a first mode and a digital image signal display, which is a second mode. Senda teaches the second mode is lower in power consumption than in the first mode (Paragraph [0019], lines 1-6).

It would have been obvious for a person of ordinary skill in the art to have a power consumption in the second mode being lower than a power consumption in the

Art Unit: 2629

first mode, as taught by Senda to the electronic circuit taught by the combination of Howard and Sempel et al., so a to provide a device with power saving capabilities (Senda: Paragraph [0075]).

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen G. Sherman whose telephone number is (571) 272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2629

SS

14 September 2007

AMR A. AWAD SUPERVISORY PATENT EXAMINER

Amr Almel Aven